Veljko Milutinović

VLSI for SuperComputing: From Applications and Algorithms to Masks and Chips

#1?

#1? Qualcomm

- #1? Qualcomm
- **#**2?

- #1? Qualcomm
- #2? Intel

- #1? Qualcomm
- #2? Intel
- **#**3?

- #1? Qualcomm
- #2? Intel
- #3? Mubadala (AMD, ...)

- #1? Qualcomm
- #2? Intel
- #3? Mubadala (AMD, ...)
- The Qualcomm VP/TD started from this course (first as my PhD student and later as the course TA)

- #1? Qualcomm
- #2? Intel
- #3? Mubadala (AMD, ...)
- The Qualcomm VP/TD started from this course (first as my PhD student and later as the course TA)
- An Intel VP/TD took the IR4RVL in-a-nut-shell (at my past IEEE/ACM-HICSS conference tutorial)

- #1? Qualcomm
- #2? Intel
- #3? Mubadala (AMD, ...)
- The Qualcomm VP/TD started from this course (first as my PhD student and later as the course TA)
- An Intel VP/TD took the IR4RVL in-a-nut-shell (at my past IEEE/ACM-HICSS conference tutorial)
- Maybe,

a next MubadalaSRB VP/TD comes from ETF ③

- #1? Qualcomm
- #2? Intel
- #3? Mubadala (AMD, ...)
- The Qualcomm VP/TD started from this course (first as my PhD student and later as the course TA)
- An Intel VP/TD took the IR4RVL in-a-nut-shell (at my past IEEE/ACM-HICSS conference tutorial)
- Maybe,

a next MubadalaSRB VP/TD comes from ETF ☺ or MF ☺

- #1? Qualcomm
- #2? Intel
- #3? Mubadala (AMD, ...)
- The Qualcomm VP/TD started from this course (first as my PhD student and later as the course TA)
- An Intel VP/TD took the IR4RVL in-a-nut-shell (at my past IEEE/ACM-HICSS conference tutorial)
- Maybe,

a next MubadalaSRB VP/TD comes from ETF ③ or MF ③ or FFH ③

- #1? Qualcomm
- #2? Intel
- #3? Mubadala (AMD, ...)
- The Qualcomm VP/TD started from this course (first as my PhD student and later as the course TA)
- An Intel VP/TD took the IR4RVL in-a-nut-shell (at my past IEEE/ACM-HICSS conference tutorial)
- Maybe,

a next MubadalaSRB VP/TD comes from ETF ☺ or MF ☺ or FFH ☺ or FON ☺

Who works here?



The Holistic Foundry (R&DFab) in VLSI for SuperComputing

 Phase#1: From Applications to Algorithms Phase#2: From Algorithms to Masks Phase#3: From Masks to Chips The Holistic Foundry (R&DFab) in VLSI for SuperComputing

- Phase#1: From Applications to Algorithms Phase#2: From Algorithms to Masks Phase#3: From Masks to Chips
- Verification is crucial in each one of these phases, and related teaching is done in coop with ELSYS!

The Holistic Foundry (R&DFab) in VLSI for SuperComputing

- Phase#1: From Applications to Algorithms Phase#2: From Algorithms to Masks Phase#3: From Masks to Chips
- Verification is crucial in each one of these phases, and related teaching is done in coop with ELSYS!
- Management issues of importance for an R&DFab are covered in the accompanying course: IR4USP (including 12 related homework assignments)!

Contents: From Algorithms to Masks

- Part#1: VLSI for ControlFlow SuperComputing
- Part#2: VLSI for DataFlow SuperComputing
- Part#3: VLSI for WirelessFlow SuperComputing



VLSI for ControlFlow SuperComputing

ManyCore Systems:

- Enabler Technology: VHDL vs Verilog (0.5 weeks)
- Design and Programming of a 200MHz RISC Microprocessor (2.5 weeks) + HW#1

MultiCore Systems:

- Enabler Technology: Verification by Elsys (2 weeks) + Lab#1
- Design of MicroProcessor and MultiMicroProcessor Systems by Wiley (1 week)



SURVIVING THE DESIGN OF A 200 MHz RISC Microprocessor LESSONS LEARNED



Veljko Milutinović

· Colorina Socary



SURVIVING THE DESIGN OF MICROPROCESSOR AND MULTIMICROPROCESSOR SYSTEMS

LESSONS LEARNED



Veljko Milutinović Foreword by Michael J. Flynn

www.

Wiley Series on Parallel and Distributed Computing Albert Y. Zomaya, Series Editor

VLSI for DataFlow SuperComputing

FineGrain DataFlow:

- Enabler Technology: Altera vs Xilinx (0.5 weeks)
- Design and Programming of the 200MHz Maxeler Machine (3.5 weeks) + HW#2

SystolicArray DataFlow:

- Enabler Technology: Systolic Array Architectures (0.5 weeks)
- Design of DARPA Systolic Architectures (0.5 weeks) + Lab#2

Advances in Computer Architecture (North Holland) by Veljko M. Milutinovic with a contribution from John Hennessy



High-Level Language Computer Architecture (Elsevier Computer Science Press) by Veljko M. Milutinovic with a contribution from Michael Flynn



VLSI for WirelessFlow SuperComputing

WSNs: Part#1

- Hardware (0.25 weeks)
- Software (0.25 weeks)

WSNs: Part#2

- Systems (SUN+Slimmer) (0.25 weeks)
- Applications (UbiComputing@WSN+DataMining@WSN) (0.25 weeks)



Click to LOOK INSIDE!



LILIANA GANTILOVSKA - SHDIAN KIKO VELIKO MILUTINOVIC - MWN STOLMENOVAC ROMAN TROBEC GRINT

Application and Multidisciplinary Aspects of Wireless Sensor Networks

Concepts, Integration, and Case Studies



COMPUTER COMMUNICATIONS AND NETWORKS



Goran Rakocevic - Tijana Djukic Nenad Filipovic - Veljko Milutinović *Editors*

Computational Medicine in Data Mining and Modeling

② Springer

VLSI for QuantumMechanical SuperComputing

Basics:

- Hardware (0 weeks)
- Software (0 weeks)

Advances:

- Systems (0 weeks)
- Applications (0 weeks)



ESF:

- RoMoL: Riding on Moore's Law (0 weeks)
- HiPeac: Parallel Programming Models (0 weeks)

FP7/H20:

- FP7: ProSense (0 weeks)
- FP7: BalCon (0 weeks)

Example Algorithms for Practical Implementations

Engineering:

- Computer Engineering (0 weeks)
- Financial Engineering (0 weeks)

Science:

- Physical Chemistry (0 weeks)
- Computer Science (0 weeks)

SOME PREVIOUS OFFERINGS OF THIS TECH COURSE

- Purdue
- Stanford
- MIT
- Barcelona
- Siena
- Ljubljana

Previous offerings of the related MGMT course: Purdue, Dartmouth, HarvardCNY, Barcelona, Pisa, Ljubljana

BOTTOM LINE: BRINGING ADVANCED INDUSTRIAL EXPERIENCE INTO THE CLASSROOM



DARPA's first 200MHz GaAs Microprocessor - a decade before Intel



Притисните Enter да бисте претражили.

BOTTOM LINE: BRINGING ADVANCED INDUSTRIAL EXPERIENCE INTO THE CLASSROOM



Google

DARPA's first 200MHz GaAs Microprocessor - a decade before Intel

💷 🌷 🔇

Притисните Enter да бисте претражили.

Milutinovic, Veljko (Serbia)

www.balcon-project.eu > ... > Serbia > Преведи ову страницу

... the first GaAs microprocessor in the world, agency DARPA project Star Wars, ... project has realized processor speed of 200MHz about a decade before Intel, ...

BOTTOM LINE: BRINGING ADVANCED INDUSTRIAL EXPERIENCE INTO THE CLASSROOM

C 🔒 https://www.google.rs

Google

DARPA's first 200MHz GaAs Microprocessor - a decade before Intel

🔳 🌷 🔍

Притисните Enter да бисте претражили.

Milutinovic, Veljko (Serbia)

www.balcon-project.eu > ... > Serbia * Преведи ову страницу

... the first GaAs microprocessor in the world, agency DARPA project Star Wars, ... project has realized processor speed of 200MHz about a decade before Intel, ...



BOTTOM LINE: BRINGING ADVANCED INDUSTRIAL EXPERIENCE INTO THE CLASSROOM (2)



MAXELER - today's fastest dataflow supercomputer for oil and gas industry



Притисните Enter да бисте претражили.

BOTTOM LINE: BRINGING ADVANCED INDUSTRIAL EXPERIENCE INTO THE CLASSROOM (2)



MAXELER - today's fastest dataflow supercomputer for oil and gas industry



Притисните Enter да бисте претражили.

<u>HPCwire: Maxeler Launches MPC-X Series Dataflow Engines</u> www.hpcwire.com/.../maxeler_launches_mpc-x_... ▼ Преведи ову страницу 21.03.2012. - Market Watch; Events ... "At Maxeler we are excited to offer the fastest computers on the planet ... in Oil and Gas exploration and in a range of other application areas. ...

BOTTOM LINE: BRINGING ADVANCED INDUSTRIAL EXPERIENCE INTO THE CLASSROOM (2)



MAXELER - today's fastest dataflow supercomputer for oil and gas industry

Q

Притисните Enter да бисте претражили.

<u>HPCwire: Maxeler Launches MPC-X Series Dataflow Engines</u> www.hpcwire.com/.../maxeler_launches_mpc-x_... ▼ Преведи ову страницу 21.03.2012. - Market Watch; Events ... "At Maxeler we are excited to offer the fastest computers on the planet ... in Oil and Gas exploration and in a range of other application areas. ...



BOTTOM LINE: BRINGING ADVANCED INDUSTRIAL EXPERIENCE INTO THE CLASSROOM (3)



Ericsson - the ProSense project



Притисните Enter да бисте претражили.

BOTTOM LINE: BRINGING ADVANCED INDUSTRIAL EXPERIENCE INTO THE CLASSROOM (3)



Ericsson - the ProSense project



Притисните Enter да бисте претражили.

[PP] Authors - kondor.etf.rs

home.etf.rs/~vm/Belgrade%20overview.ppt ▼ Преведи ову страницу ProSense. 3 /30. ProSense. Project Team. Director for EU: Dr. Srđan Krčo, Ericsson, Ireland. Director for Serbia: Prof. Dr. Veljko Milutinović, UB. Team members.

BOTTOM LINE: BRINGING ADVANCED INDUSTRIAL EXPERIENCE INTO THE CLASSROOM (3)



Ericsson - the ProSense project



Притисните Enter да бисте претражили.

PPI Authors - kondor.etf.rs

home.etf.rs/~vm/Belgrade%20overview.ppt ▼ Преведи ову страницу ProSense. 3 /30. ProSense. Project Team. Director for EU: Dr. Srđan Krčo, Ericsson, Ireland. Director for Serbia: Prof. Dr. Veljko Milutinović, UB. Team members.

Wireless Sensor Networks: ApplicationDesign and DataMining



